


Intel Apollo Platform Block Diagram

PCB 6L STACK UP

LAYER 1 : TOP
LAYER 2 : VCC
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : GND
LAYER 6 : BOT




Quanta Computer Inc.


PROJECT : ZRX

Size	Document Number	Rev
		1A
Date:	Friday, July 21, 2017	Sheet 1 of 38


BLOCK DIAGRAM



TYPE-C PORT 1



TYPE-C PORT 0



ALL 1.8V

MDSI_C

MDSI_A

CAMERA_GPIO

www.aitech1.ru

CPU_APL_1296P

CPU_APL_1296P



Quanta Computer Inc.

PROJECT : ZRX

Size Document Number APL eDP/RCOMP Rev 1A

Date: Friday, July 21, 2017 Sheet 3 of 38

TYPE A PORT 1

TYPE C PORT 0

TYPE A PORT 0

TYPE C PORT 1

[36] USB3_1_A1_TX_P
[36] USB3_1_A1_TX_N
[36] USB3_1_A1_RX_P
[36] USB3_1_A1_RX_N

[27] USB3_0_C0_TX_P
[27] USB3_0_C0_TX_N
[27] USB3_0_C0_RX_P
[27] USB3_0_C0_RX_N

[23] PCIE_PCH4TX_WLANRX_P
[23] PCIE_PCH4TX_WLANRX_N
[23] PCIE_PCH4RX_WLANTX_P
[23] PCIE_PCH4RX_WLANTX_N

[25] USB3_4_A0_TX_P
[25] USB3_4_A0_TX_N
[25] USB3_4_A0_RX_P
[25] USB3_4_A0_RX_N

[36] USB3_5_C1_TX_P
[36] USB3_5_C1_TX_N
[36] USB3_5_C1_RX_P
[36] USB3_5_C1_RX_N

U4F
PCIE_P2_TXP
PCIE_P2_TXN
PCIE_P2_RXP
PCIE_P2_RXN
PCIE_P1_TXP
PCIE_P1_TXN
PCIE_P1_RXP
PCIE_P1_RXN
PCIE_P0_TXP
PCIE_P0_TXN
PCIE_P0_RXP
PCIE_P0_RXN

USB3_P1_TXP
USB3_P1_TXN
USB3_P1_RXP
USB3_P1_RXN

USB3_P0_TX
USB3_P0_TXN
USB3_P0_RXP
USB3_P0_RXN

SATA_P0_TXP
SATA_P0_TXN
SATA_P0_RXP
SATA_P0_RXN

PCIE_P5_USB3_P2_TXP
PCIE_P5_USB3_P2_TXN
PCIE_P5_USB3_P2_RXP
PCIE_P5_USB3_P2_RXN

PCIE_P4_USB3_P3_TXP
PCIE_P4_USB3_P3_TXN
PCIE_P4_USB3_P3_RXP
PCIE_P4_USB3_P3_RXN

PCIE_P3_USB3_P4_TXP
PCIE_P3_USB3_P4_TXN
PCIE_P3_USB3_P4_RXP
PCIE_P3_USB3_P4_RXN

SATA_P1_USB3_P5_TXP
SATA_P1_USB3_P5_TXN
SATA_P1_USB3_P5_RXP
SATA_P1_USB3_P5_RXN

CPU_APL_1296P

PCIE

USB3

USB3 (OTG)

SATA0

PCIE/USB3/SATA

USB_SSIC

USB2

GP212_PCIE_CLKREQ3_B
GP211_PCIE_CLKREQ2_B
GP210_PCIE_CLKREQ1_B
GP209_PCIE_CLKREQ0_B

GP208_PCIE_WAKE3_B
GP207_PCIE_WAKE2_B
GP206_PCIE_WAKE1_B
GP205_PCIE_WAKE0_B

PCIE_CLKOUT_3P
PCIE_CLKOUT_3N

PCIE_CLKOUT_2P
PCIE_CLKOUT_2N

PCIE_CLKOUT_1P
PCIE_CLKOUT_1N

PCIE_CLKOUT_0P
PCIE_CLKOUT_0N

CLKDRV_RCOMP

USB_SSIC_0_TX_P
USB_SSIC_0_TX_N
USB_SSIC_0_RX_P
USB_SSIC_0_RX_N

USB_SSIC_RCOMP

USB2_DP7
USB2_DN7

USB2_DP6
USB2_DN6

USB2_DP5
USB2_DN5

USB2_DP4
USB2_DN4

USB2_DP3
USB2_DN3

USB2_DP2
USB2_DN2

USB2_DP1
USB2_DN1

USB2_OTG_DP0
USB2_OTG_DN0

USB_OTG_ID
USB_VBUS_SNS

GP204_USB2_OC1_B
GP203_USB2_OC0_B

USB2_RCOMP

AJ62

AK61

AK62

N62

P61

P62

P62

B7

B5

A7

B8

C10

A10

C11

B11

E21

AH13

AH12

AG16

AG15

AB15

V6

AC12

AC10

AB6

AB7

Y9

Y10

V9

V7

Y13

V13

V16

V15

V12

V10

AC15

AC16

C55

B55

Y15

R12

R13

R14

R15

R9

WLAN_PCIE_CLKREQ_1V8_ODL

WLAN_PCIE_WAKE_1V8_ODL

WLAN_PCIE_WAKE_1V8_ODL

WLAN_PCIE_WAKE_1V8_ODL

WLAN_PCIE_CLK_P [23]
WLAN_PCIE_CLK_N [23]

CLKDRV_RCOMP

SSIC_RCOMP

SSIC_RCOMP

Remove USB_CAM2

USB2_6_HAVEN_P [35]
USB2_6_HAVEN_N [35]

USB2_5_BT_P [23]
USB2_5_BT_N [23]

USB2_4_CAM_P [21]
USB2_4_CAM_N [21]

USB2_3_A1_P [25]
USB2_3_A1_N [25]

USB2_2_A0_P [25]
USB2_2_A0_N [25]

USB2_1_C1_P [29]
USB2_1_C1_N [29]

USB2_0_C0_P [29]
USB2_0_C0_N [29]

USB2_OTG_ID [20,24]
USB2_OTG_VBUSSENSE [24]

USB2_OTG_ID [20,24]
USB2_OTG_VBUSSENSE [24]

USB_C0_OC_ODL [28]

USB_C1_OC_ODL [28]

USB_A0_OC_ODL [25]

USB_A1_OC_ODL [25]

20K INTERNAL PU

PP1800_SOC_A

R10 10K_5%_4

Q1B PMDXB600UNE

WLAN_Q1

PP3300_WLAN_DX

R16 10K_5%_4

Q1A PMDXB600UNE

WLAN_PCIE_CLKREQ_3V3_ODL [23]

PP1800_SOC_A

R11 10K_5%_4

Q2B PMDXB600UNE

WLAN_Q2

PP3300_WLAN_DX

R17 10K_5%_4

Q2A PMDXB600UNE

WLAN_PCIE_WAKE_3V3_ODL [23]

WLAN_PCIE_CLK_P [23]
WLAN_PCIE_CLK_N [23]

CLKDRV_RCOMP

SSIC_RCOMP

SSIC_RCOMP

Remove USB_CAM2

USB2_6_HAVEN_P [35]
USB2_6_HAVEN_N [35]

USB2_5_BT_P [23]
USB2_5_BT_N [23]

USB2_4_CAM_P [21]
USB2_4_CAM_N [21]

USB2_3_A1_P [25]
USB2_3_A1_N [25]

USB2_2_A0_P [25]
USB2_2_A0_N [25]

USB2_1_C1_P [29]
USB2_1_C1_N [29]

USB2_0_C0_P [29]
USB2_0_C0_N [29]

USB2_OTG_ID [20,24]
USB2_OTG_VBUSSENSE [24]

USB2_OTG_ID [20,24]
USB2_OTG_VBUSSENSE [24]

USB_C0_OC_ODL [28]

USB_C1_OC_ODL [28]

USB_A0_OC_ODL [25]

USB_A1_OC_ODL [25]

20K INTERNAL PU

H1 SECURITY KEY

BLUETOOTH ON M.2

CAMERA

TYPE A PORT 1

TYPE A PORT 0

TYPE C PORT 1

TYPE C PORT 0



Quanta Computer Inc.


PROJECT : ZRX


Size Document Number Rev 1A

Date: Friday, July 21, 2017 Sheet 4 of 38




The diagram illustrates the signal paths for the PCH_I2C_TRACKPAD_1V8_SCL and PCH_I2C_TRACKPAD_1V8_SDA signals. The top path shows the PCH_I2C_TRACKPAD_1V8_SCL signal, which is connected to PP1800_SOC_A and PP3300_TRACKPAD_DX. The bottom path shows the PCH_I2C_TRACKPAD_1V8_SDA signal, which is connected to PP1800_SOC_A and PP3300_TRACKPAD_DX. Both paths include a PMDXB600UNE driver and a 1K_1%_4 resistor.







CPU_APL_1296P



CPU_APL_1296P



CPU_APL_1296P



CPU_APL_1296P










CPU_APL_1296P










Quanta Computer Inc.

PROJECT : ZRX

Size	Document Number	Rev
	APL NO CONNECT	1A
Date:	Friday, July 21, 2017	Sheet 10 of 38








PCH SPI FLASH

8/31/16


ADDED D40, R520
ADDED HAVEN_AP_FLASH_SEL_33A_ODL



EC SPI FLASH

www.aitech1.ru

DO WE WANT DO USE THE 1.8V LDO?
ADD 1.8V SPI PART




Quanta Computer Inc.


PROJECT : ZRX

SPI ROM

Size	Document Number	Rev
		1A


Date: Friday, July 21, 2017 Sheet 14 of 38





RESET IC


www.aitech1.ru




150 UA SLEEP CURRENT



www.aitech1.ru




 Quanta Computer Inc. PROJECT : ZRX	
Size	Document Number eMMC/SD
Date:	Friday, July 21, 2017 Sheet 18 of 38 Rev 1A

FINGER PRINT CONNECTOR

Not - Ready

Modify the pins assignment to meet Quanta's layout symbol rule.



NFC CONNECTOR

SUBJECT TO CHANGE PER QUANTA REQUEST

Remove This Function

BSW REF DESIGN ERRATA MENTIONED
A LEAKAGE PROBLEM INTO THE EC
VIA THE KSO PINS. THE FIX WAS
TO ADD 100K PULLUPS TO 3P3A_EC
ON THE KSO SIGNALS
OC2A COMPATIBLE

CONSIDER ADDING JTAG ON KB PINS

THE PURPOSE OF THIS CIRCUIT
IS TO ALLOW A SINGLE KEYBOARD
MATRIX FOR BOTH A CONVERTIBLE
AND CLAMSHHELL SKU

THE PURPOSE OF THIS CIRCUIT
IS TO ALLOW A SINGLE KEYBOARD
MATRIX FOR BOTH A CONVERTIBLE
AND CLAMSHHELL SKU

STUFF THESE FOR KEYBOARD POWER BUTTON


STUFF FOR POWER BUTTON (DETACHABLE)

CAN BE ON BACK SIDE OF BOARD


TOUCHPAD BOARD CONN (TPD I2C/PS2 co-lay)

(TPD)

TPD->100kHz,TS=400kHz
Intel design guide suggestion
MCP PIN 10u.
Per inch 3u TS=3x5inch
400kHz10~100u =2.4~0.4k.
100kHz 10~100u=9k~1k.





KB_BL Control




11/3/16
Remove Pen connector
Add KB backlight circuit


EDP2-EDP3 DOES NOT NEED TO ROUTE TO CONNECTOR



CCD/DMIC BOARD (KX022+DMIC)



EDP + TouchScreen Connector




Sensor I2C Level shift

Remove This Function


www.aitech1.ru

TOUCH SCREEN



C-PANEL CAMERA

Remove This Function



BAROMETER


CHARGE/BATTERY LED

www.aitech1.ru

Remove This Function


TO Sub Board





M.2 connector (Wifi+BT)





GPS connector

Remove This Function







PORT 0 TYPE-C MLB



ESD Protection




PROVIDES ESD PROTECTION, PLACE CLOSE TO CONNECTOR




PROVIDES ESD PROTECTION, PLACE CLOSE TO CONNECTOR








ROHM BUCK-BOOST CHARGER




POWER - PMIC LOGIC




POWER - PMIC RAILS





PP3300_A







PP5000_A




POWER - LOAD SWITCHES






www.aitech1.ru




HOLES





POWER TEST PAD

6/6/16
Remove solder mask on PAD 1 - PAD12
6/29/16
Add solder mask on PAD 1 - PAD12



Locate with TPM(Page 21)






[5,14,17] PCH_SPI_MOSI
[5,14,17] PCH_SPI_CLK
[5,17] TPM_SPI_CS2_L
[5,14,17] PCH_SPI_MISO



8/9/16
CHANGED DIOM3 TO PLT_RST_L
STUFFED R501
MADE R867 = 1K
REPLACED R877 WITH TP84


7/12/16
R501 DNS

6/30/16
ADDED R501





6/30/16
MADE R440, R441, R442, R447, R448, R449 TO 0OHM

www.aitech.ru



8/11/16
ADDED U43, C445
ADDED R502, Q78
REMOVED Q63, Q28, Q50, Q64, Q36, Q51
Q48, Q52, Q49, Q53, R440, R447
R441, R448, R442, R449
ADDED R503, R504, R505, R506
ADDED HAVEN_USBA_N/P NETS
8/23/16
ADDED GND PAD TO U43





6/23/16

ADDED 1 MORE PPVAR_USB_C1_VBUS PINS
ADDED 1 MORE PP5000_USB_A1_VBUS PINS
REMOVED 2 GND PINS

8/11/16

ADDED EC_VOLUP_BTN_ODL TO PIN25(17)
ADDED EC_VOLDN_BTN_ODL TO PIN26(16)

8/30/16

ADDED TABLET_MODE TO PIN24

4/13 Updated

High-speed connector

[4] USB3_1_A1_RX_P

[4] USB3_1_A1_RX_N

[4] USB3_1_A1_TX_P

[4] USB3_1_A1_TX_N

[3] DDH1_TX0_P

[3] DDH1_TX0_N

[3] DDH1_TX1_P

[3] DDH1_TX1_N

[3] DDH1_TX2_P

[3] DDH1_TX2_N

[3] DDH1_TX3_P

[3] DDH1_TX3_N

[29] USB2_1_C1_CHARGER_N

[29] USB2_1_C1_CHARGER_P

[4] USB3_5_C1_RX_N

[4] USB3_5_C1_RX_P

[25] USB2_3_A1_S_P

[25] USB2_3_A1_S_N

[4] USB3_5_C1_TX_N

[4] USB3_5_C1_TX_P

Model	Version	CHANGE LIST
ZRX	B	2017/3/7 page 20 Change U18 U19 P/N to SN1702001RTER page 23 Change J6 footprint to ngff-nase0-s6701-tsh4-ke-smt 2017/3/9 page 24 Change R37 from 5.11K ohm to 11.8K ohm for Build 2 page 31 Change R528 to 30Kohm for thermal protect when temp is 76.3C page 20 Change U18 U19 P/N to SLGC5545VTR page 36 Change J18 P/N form DFFC30FR181 to DFFC30FR172
	C	2017/4/6 page 29 DNI R20 , Add C4884 0.1uF Cap to GND on CHARGER_IADP_RESET_L page 06 Changed R38 and R39 pull-up value to 1K 2017/4/11 page 24 Add EOSD/ESD solution (R4539 33ohm and C194 180pF) on EC_TPD_EN Change EC_TS_EN from EC_GPIO83 to EC_GPIO00 Add EOSD/ESD solution (R4542 33ohm and C4887 180pF) on LID_OPEN page 21 Change EC_TS_EN from J19 Pin23 to J19 Pin8 , Add EOSD/ESD solution (R4540 33ohm and C4885 180pF) on EC_TS_EN Add EOSD/ESD solution (R4541 33ohm and C4886 180pF) on EDP_HPD_3V3 Add pull High Registor (R4543 100k ohm) on TOUCHSCREEN_EN_3V3_OD page 20 Add ESD solution (D41) on MECH_PWR_BTN_IN_ODL page 24 Change R37 to 20.5K (BUILD 3) 2017/4/12 page 24 Add EOSD/ESD solution (R459 2.2ohm and R4544 2.2ohm) on Embed Controller Power (U12.M13/U12.N1 and U12.C13/U12.H13 page 07 change Q79,Q81,Q82 P/N to PJA3413 2017/5/04 page 21 DNI R4543 2017/5/11 page 20 DNI SW3 (Hardware power Key) 2017/5/15 Change 0-ohm to short pad page 04 R12,R13,R14,R15 page 05 R281 page 08 R461,R462,R463,R464 page 14 R77,R78,R79,R80,R84,R85,R86,R87 page 15 R180~R187,R174,R200 page 19 R96,R43,R44,R48,R49,R110,R102,R103,R104,R105,R28,R108,R305,R109 page 20 R4535,R4536,R4537 page 21 R4521,R4524 page 24 R146 page 25 R254,R255 page 29 R328,R330,R400,R406,R524 page 31 R407,R408,R414,R525,R530 page 33 R498 page 35 R813,R818 ~ R823,R826,R827,R828,R841,R842,R847 ~ R853,R855,R856,R334 ~ R338,R450 ~ R452,R503,R504,R873,R874,R876,R859 ~ R866,R869~R872 2017/5/17 Change milli-ohm to short pad page 30 R393/0.51ohm 2017/5/18 DNI INAs Function page 16 Q68,Q69,Q75,C442,C443 page 30 R892,R893 page 31 R882,R883,R884,R885,R886,R887,R890,R891 page 32 R878,R879,R880,R881,R4322,R4323 page 33 R897,R898,R899,R900,R901,R902,R903,R904 Change milli-ohm to short pad page 30 R402/0.02ohm,R403/0.02ohm page 31 R460/0.002,R412/0.01,R416/0.02,R417/0.02,R425/0.002 page 32 R422/0.002,R415/0.51,R421/0.002 page 33 R364/0.02,R367/0.02,R368/0.1,R369/0.1,R370/0.02,R381/0.02,R383/0.02,R384/0.1,R386/0.02,R387/0.1,R389/0.02,R390/0.02 2017/5/24 ADD PMIC Power Issue Debug page 30 Add R4548, R4348 0 ohm resistor and change R393 to 0 ohm. page 31 Add R4350 0 ohm resistor. 2017/6/02 page 25 Change U18,U19 P/N to TI-SN1702001RTER 2017/6/12 page 30 Change the net name at 55 pin of PMIC to PMIC_VSYS. page 31 Add U98 group for PMIC issue in PMIC_VSYS 2017/6/15 page 30 Add R4550 bypass to avoid U41 Logic unit
Ramp		

[illegible]